



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/035,886	12/26/2001	Jung-Won Suh	29926/38065	4259

4743 7590 05/20/2004

MARSHALL, GERSTEIN & BORUN LLP
6300 SEARS TOWER
233 S. WACKER DRIVE
CHICAGO, IL 60606

EXAMINER

INOA, MIDYS

ART UNIT	PAPER NUMBER
----------	--------------

2188

DATE MAILED: 05/20/2004

8

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/035,886

Applicant(s)

SUH, JUNG-WON

Examiner

Midys Inoa

Art Unit

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 08 March 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,2 and 4-7 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 4-7 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 December 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|-------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date: _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date: _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-2, and 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakurai (5,999,472).

Regarding Claim 1, Sakurai discloses an apparatus for controlling a bank ("array") refresh including a bank ("memory array"), comprising:

an input buffer means for buffering bank address signals inputted from an external circuit with the command signal (input buffer 7 and address buffer 106);

a counter for producing count signals, being reset by an output signals from the [N] plurality of input buffer means (refresh counter 9);

a switch means for combining (MUX 10) the count signals from the counter (refresh counter 9) in order to produce internal bank refresh signals in response to bank address signals from the [N] plurality of input buffer means; and

a chipset control means (refresh control 18) for generating a plurality of internal bank addresses (RADi) for the refresh using the internal bank refresh signals (ϕ_{mx}),

wherein a latch means (latch circuit 103) sustains the output signals of the plurality of input buffer means within a certain period of time only when the refresh command signals are applied (Column 9, line 10-37).

Although the number of banks ("memory arrays") is not specified, the system can be configured to comprise a plurality of banks as well as a plurality of buffer means (See Figure 15 and Column 19, line 46-Column 20, line 47).

Sakurai does not disclose each buffer means including (inside of it) the latch means sustaining the output signals when the refresh command signals are applied. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the latch means (latch circuit 103) within the buffer means (combined input buffer 7 and address buffer 106) since buffers are known to include latches and including the functionality of this latch within the buffer means would decrease transaction time.

Regarding Claim 2, Sakurai does not specify the number of banks ("memory arrays") or buffering means, however, the system can be configured to comprise a plurality of banks as well as a plurality of buffer means. Therefore, the number of input buffer means can be N , the refresh counter 9 can be $(N-1)$ -nary to accommodate N input buffer means, and the number of banks can be 2^N , according to the number of buffer means needed (Column 19, line 46-Column 20, line 47).

Regarding Claim 4, Sakurai discloses the $(N-1)$ -nary counter (refresh counter 9) is reset by a logic combination of the bank address signals (ϕ_r), which is produced from the combination of output signals from the control signal buffer 7 after being decoded by the command decoder 5 (See Figure 15).

Art Unit: 2188

Regarding Claim 5-7, Sakurai discloses a method for controlling a bank refresh including 2^N of banks ("arrays"), comprising the steps of:

a) buffering N bank address signals inputted from the external circuit with the refresh command signals (Column 20, lines 11-27) ;

b) outputting the (N-1)-nary count signal in sequence by resetting at least one of N buffered signals (Column 19, lines 38-45);

c) switching and outputting unit of N-1 count signals to the bank refresh combination signals in response to the N buffered signals; and

d) generating an internal bank address for the refresh using the bank refresh combination signals (Column 19, lines 15-37).

Although the number of banks ("memory arrays") is not specified, the system can be configured to comprise a plurality of banks as well as a plurality of buffer means (See Figure 15 and Column 19, line 46-Column 20, line 47). Therefore, the number of input buffer means can be N, the refresh counter 9 can be (N-1)-nary to accommodate N input buffer means, and the number of banks can be 2^N , according to the number of buffer means needed. N can take any value, including 3, which is a positive integer. With N being 3, the system would still operate properly.

In buffering the bank signals with the refresh command signals, the bank address signal ADi and the refresh command signals (ϕ_{mx} and RADi) are taken in by a row address latch circuit, which in turn acts as a buffer.

Response to Arguments

3. Applicant's arguments filed March 8th, 2004 have been fully considered but they are not persuasive.

Applicant argues that Sakurai does not disclose each input buffer means including a latch means for sustaining the output signals of the plurality of input buffer means within a certain period of time. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the latch means (latch circuit 103) within the buffer means (combined input buffer 7 and address buffer 106) since buffers are known to include latches and including the functionality of this latch within the buffer means would decrease transaction time.

Applicant argues that Sakurai does not teach buffering banks address signals inputted from the external circuit with the refresh command signals. However, in buffering the bank signals with the refresh command signals, the bank address signal ADi and the refresh command signals (ϕ_{mx} and RADi) are taken in by a row address latch circuit 103, which in turn acts as a buffer (see Figure 15).

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2188

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Midys Inoa

Midys Inoa
Examiner
Art Unit 2188

MI

Mano Padmanabhan
5/17/04

**MANO PADMANABHAN
SUPERVISORY PATENT EXAMINER**